A novel approach to design residue number system
Автор: Seyed Mostafa Mirhosseini, Amir Sabbagh Molahosseini, Mehdi Hosseinzadeh
Журнал: Инфокоммуникационные технологии @ikt-psuti
Рубрика: Теоретические основы технологий передачи и обработки информации и сигналов
Статья в выпуске: 2 т.15, 2017 года.
Бесплатный доступ
The Residue Number System (RNS) has been considered as an efficient parallel tool to increase the performance of computational systems. However, RNS consists of several parts which lead to complexity of RNS. In this paper, a new method to the design of RNS systems based on unification of the carry-propagate adders (CPAs) of the arithmetic units of RNS with reverse converter is presented. The proposed method eliminates the complex modular CPA for some of channels, and improves the current reverse converter designs by shifting some complex additions from arithmetic channel of RNS to the reverse converter. Experimental results shows a significant reduction in area, power consumption and the delay in compare with previous design.
Residue number system, computational system, adder, reverse conversion
Короткий адрес: https://sciup.org/140191872
IDR: 140191872 | DOI: 10.18469/ikt.2017.15.2.01
Список литературы A novel approach to design residue number system
- Parhami B. Computer Arithmetic: Algorithms and Hardware Design. Oxford, U.K.: Oxford Univ. Press, 2000.
- Wang Y. Residue-to-binary converters based on new Chinese remainder theorems//IEEE Trans. Circuits Syst. II, Analog. Digit. Signal Process. Vol. 47, No. 3, Mar. 2000. -P. 197-205.
- Wang Y., Abd-el-barr M. A new algorithm for RNS decoding//IEEE Trans. Circuits Syst. I, vol. 43, Dec. 1996. -P. 998-1001.
- Molahosseini A.S., Navi K., Dadkhah C., Kavehei O., Timarchi S. Efficient Reverse Converter Designs for the New 4-Moduli Sets {2n-1, 2n, 2n+1, 22n+1-1} and {2n-1, 2n+1, 22n, 22n+1} Based on New CRTs//IEEE Transactions on Circuits and Systems-I, Vol. 57, No. 4, 2010. -P. 823-835.
- Patronik P., Piestrak S.J. Design of Reverse Converters for the New RNS Moduli Set{ and }(odd)//IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 61, No. 12, Dec. 2014. -P. 3436-3449.
- Sousa L., Antão S.F. MRC-based RNS Reverse Converters for the Four-Moduli Sets {,,, } and {,,, }//IEEE Transactions on Circuits and Systems-II, Vol. 59, No. 4, April 2012. -P. 244-248.
- Chokshi R., Berezowski K.S., Shrivastava A., Piestrak S. J. Exploiting Residue Number System for Power-Efficient Digital SignalProcessing in Embedded Processors//Proc. of 2009 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, 2009. -P. 19-28.
- Kalampoukas L. et al. High-Speed Parallel-Prefix Modulo Adders//IEEE Trans. Computers, Vol. 49, No. 7, July 2000. -P. 673-680.
