A Novel Radiation Hardened Parallel IO Port for Highly Reliable Digital IC Design
Автор: Nastaran Rajaei, Ramin Rajaei
Журнал: International Journal of Modern Education and Computer Science (IJMECS) @ijmecs
Статья в выпуске: 9 vol.8, 2016 года.
Бесплатный доступ
This article proposes a radiation hardened parallel IO port capable of tolerating radiation induced soft errors including single event upsets (SEUs) as well as single event transients (SETs). To investigate the soft error tolerance capability of the proposed design, we simulated it using the Cadence tool and showed its offered advantages. Comparing with the conventional and well-known TMR IO port, the proposed architecture results in less hardware redundancy and design cost. Through an analytical analysis, we also showed that, our design has lower failure probability than the TMR approach. It also is notable that, among the considered previous counterparts, our proposed design is the only one that is capable of tolerating both the SEUs and SETs.
Parallel IO port, Single Event Upset (SEU), Single Event Transient (SET), Triple Modular Redundancy (TMR)
Короткий адрес: https://sciup.org/15014899
IDR: 15014899
Список литературы A Novel Radiation Hardened Parallel IO Port for Highly Reliable Digital IC Design
- R. Rajaei, M. Tabandeh, B. Rashidian, "Single Event Upset immune latch circuit design using C-Element," in Proc. of the IEEE 9th International Conference on ASIC, China, pp. 280-283, 2011.
- F. Wang and Y. Xie "An accurate and efficient model of electrical masking effect for soft errors in combinational logic," 2nd Workshop of System Effects of Logic Soft Error, Urbana-Champaign, IL, April 2006.
- R. Rajaei, B. Asgari, M. Tabandeh, M. Fazeli, "Design of Robust SRAM Cells Against Single Event Multiple Effects for Nanometer Technologies," IEEE Transactions on Device and Materials Reliability, 2015.
- W. Sootkaneung, K. K. Saluja, "Soft error reduction through gate input dependent weighted sizing in combinational circuits," in Proceedings of the 12th International Symposium on Quality Electronic Design, Santa Clara, CA, 2011.
- R. Rajaei, M. Tabandeh, M. Fazeli, "Soft Error Rate Estimation for Combinational Logic in Presence of Single Event Multiple Transients," Journal of Circuits, Systems and Computers, 2014.
- L. Artola, M. Gaillardin, G. Hubert, M. Raine, P. Paillet, "Modeling Single Event Transients in Advanced Devices and ICs," IEEE Transactions on Nuclear Science, 2015.
- R. Rajaei, M. Tabandeh, M. Fazeli, "Low Cost Circuit-Level Soft Error Mitigation Techniques for Combinational Logic," Transactions on Electrical and Computer Engineering, Scientia Iranica, Elsevier, 2015.
- B. Alidoosti, M. H. Moaiyeri, "An Energy-Efficient and Robust Voltage Level Converter for Nanoelectronics," International Journal of Modern Education and Computer Science (IJMECS), 7(5), 2015.
- R. Rajaei, B. Asgari, M. Tabandeh, M. Fazeli, "Single Event Multiple Upset-Tolerant SRAM Cell Designs for Nano-scale CMOS Technology," Turkish Journal of Electrical Engineering & Computer Sciences, 2016.
- R. Rajaei, M. Tabandeh, M. Fazeli, "Low Cost Soft Error Hardened Latch Designs for Nano-scale CMOS Technology in presence of Process Variation," Microelectronic Reliability, Elsevier, 2013.
- N. Rollins, M. J. Wirthlin1, M. Caffrey and P. Graham, "Reliability of programmable Input/Output pins in the presence of configuration upsets," Military and Aerospace Applications of Programmable Logic Devices (MAPLD), Laurel MD, USA Sep. 2002.
- M. H. Razmkhah, S. G. Miremadi, A. Ejlali, M. Fazeli, "A novel SET/SEU hardened parallel I/O port", IEEE Circuits and Systems, International Conference on Testing and Diagnosis, China, Apr 28-29, 2009,
- Gaisler research, "LEON2 processor user's manual", Version 1.0.30, datasheet, XST Edition, July 2005.
- Gaisler research, "Quad Core LEON4 SPARC V8 Processor User's Manual", datasheet, XST Edition, February 2016.
- Xilinx, "Virtex-E datasheet", 2002.
- R. L. Shuler, A. Balasubramanian, B. Narasimham, B. L. Bhuva, P. M. O. Neill, C. Kouba, "The Effectiveness of TAG or Guard-Gates in SET Suppression Using Delay and Dual-Rail Configurations at 0.35 μ m," IEEE Transactions on Nuclear Science, 2006.
- F. Sharifi, M. H. Moaiyeri, K. Navi, "A novel quaternary full adder cell based on nanotechnology," International Journal of Modern Education and Computer Science (IJMECS), 7(3), p.19. 2015.
- A. Sajid, A. Nafees, S. Rahman, "Design and Implementation of Low Power 8-bit Carry-look Ahead Adder Using Static CMOS Logic and Adiabatic Logic," International Journal of Information Technology and Computer Science (IJITCS), 2013.
- H. Cha, J. H. Patel, "A logic-level model for α-particle hits in CMOS circuits," Proc. 12th IEEE Int'l Conf. Computer Design (ICCD '93), pp. 538-542, 1993.
- R. Naseer, R. Z. Bhatti, J. Draper, "Analysis of Soft Error Mitigation Techniques for Register Files in IBM Cu-08 90nm Technology," Circuits and Systems, 2006. MWSCAS '06. 49th IEEE International Midwest Symposium on, vol.1, no., pp.515-519, 6-9 Aug. 2006.
- R. Rajaei, M. Tabandeh, M. Fazeli, "Single Event Multiple Upset (SEMU) Tolerant Latch Designs in Presence of Process and Temperature Variations," Journal of Circuits, Systems and Computers, 2015.
- M. Kaviani, H. Sharifi, M. Dolatshahi, K. Navi, "Design of Low Voltage and High-Speed BiCMOS Buffer for Driving Large Load Capacitor," International Journal of Engineering and Manufacturing (IJEM), 2016.
