Embedded system hw/sw-modeling

Бесплатный доступ

VHDL-simulator for embedded system HW/SW design is represented in this article. Hardware mode! definition methodology, modeling conceptions and verification process are discussed. The content is illustrated by simple example

Embedded system, hw/sw-codesign, vhdl-снмулятор, vhdl-simulator, simulation

Короткий адрес: https://sciup.org/147154713

IDR: 147154713

Статья обзорная