Combined redundancy of the energy-efficient programmable logic for critical applications

Expressions are obtained describing the combined redundancy of programmable logic for energy-efficient but critical applications, for example, for spacecraft apparatus. The paper analyzes options for implementing redundancy at the transistor level and channel redundancy. It is shown that the optimal solutions lie in the field of combining different options and can ensure the achievement of the minimum energy consumption for a given reliability.