Dynamic random access memory with redundant transistors

The article analyzes dynamic random access memory (DRAM). DRAM with a redundant transistor is considered by analogy with a six-transistor SRAM cell, in which the transistors are reserved. The paper estimated the probability of failure-free operation of DRAM with such redundancy compared with triple redundancy.